Head of Engineering
Head of Engineering at ReyaTech. Former Silicon Architect and Open Source Hardware contributor.
How VLSI leaders can use AI-assisted training to reduce ramp time, improve first-pass quality, and increase team throughput without burnout.