Dr. Rajesh Kumar
Senior Verification Engineer
Senior Verification Engineer with 12+ years of experience in VLSI design and verification. Ph.D. in Electrical Engineering from IIT Bangalore.
Latest from Dr.
Related Articles
Tutorials
2026-01-1511 min read
SystemVerilog for Beginners: A Practical 7-Day Launch Plan
Learn SystemVerilog fast with a practical beginner roadmap, clean coding patterns, and a day-by-day action plan you can execute immediately.
Read Article
Tips & Tricks
2026-01-1511 min read
SystemVerilog Debugging Playbook: 8 High-Frequency Failures and Fast Fixes
A practical debugging guide for SystemVerilog covering X propagation, race conditions, CDC, latches, and assertion-first triage workflow.
Read Article
Tips & Tricks
2026-01-1011 min read
EDA Simulation Tools Compared: Verilator vs Icarus vs Commercial Flows (2026)
An engineering-first comparison of Verilator, Icarus Verilog, and commercial simulators across speed, fidelity, debug depth, and team workflow fit.
Read Article